DMA Cycle Stealing Mode

vishal chugh asked Jan 24, 2018

1,305 views

3 votes

In the last step shouldn't it be (Y/X) and not (Y/X+Y) since its Cycle Stealing mode?

CO and Architecture
dma
co-and-architecture

+ –

vishal chugh asked Jan 24, 2018

vishal chugh

1.3k views

See all

2 2 Comments

Hemanth_13

commented Nov 8, 2018

Yes in Cycle Stealing mode its Y/X and the answer should be 39.6.

But what is the purpose of below statement?

The disk interface reads a 5B word from the memory in each DMA cycle.

0 votes

chandan sahu

commented Jan 9, 2019

@arjun sir is it derived answer value as X is word preperation time or anything .@prashant sir u please reply .

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

7 votes

0 answers

dd asked Jul 13, 2016

1,992 views

William Stalling Computer Organization I/O (DMA) question CYCLE stealing VS Burst Mode
Solution : Some one please explain with correct sequence of steps in each mode and a rough timing diagram.

Solution : Some one please explain with correct sequence of steps in each mode and a rough timing diagram.

2.0k views

dd asked Jul 13, 2016

CO and Architecture
co-and-architecture
dma

+ –

2 votes

4 answers

worst_engineer asked Jan 14, 2016

2,885 views

A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode

A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode. The size of data transfer is 32 bytes. The processor ru...

worst_engineer

2.9k views

worst_engineer asked Jan 14, 2016

CO and Architecture
co-and-architecture
dma

+ –

11 votes

4 answers

Pooja Palod asked Sep 12, 2015

10,905 views

DMA Cycle Stealing Mode Transfer
A DMA controller transfers $16$-bit word to memory using cycle stealing. The words are assembled from a device that transmits characters at a rate of $2400$ characters per second. The CPU is fetching and executing instructions at an average rate ... ASCII? How much more percent the CPU slows down when $32$ -bits words are transferred to memory using cycle stealing?

A DMA controller transfers $16$-bit word to memory using cycle stealing. The words are assembled from a device that transmits characters at a rate of $2400$ characters pe...

Pooja Palod

10.9k views

Pooja Palod asked Sep 12, 2015

CO and Architecture
dma
co-and-architecture

+ –

1 votes

0 answers

Raj Singh 1 asked Jan 7, 2019

498 views

Cycle stealing mode when bus width is bigger than disk buffer
I was going through this problem: Consider a disk drive with the following specifications: 16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed 3000 rpm. The disk is operated in cycle stealing mode ... empty the disk buffer. And only after 4B are there in intermediate buffer, we send it over system bus.

I was going through this problem: Consider a disk drive with the following specifications:16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed ...

Raj Singh 1