edited by
747 views

1 Answer

0 votes
0 votes
all flip flops are clocked with same clock so their delay is max(5,4,3)=5micro sec

similarly all the nad gate are producing output after getting their input from flip flops so their max delay is also 5 micro sec (due to flip flops are synchronously arranged) so total delay =5+5 micro sec=10 micro sec

frequency =1/10micro sec

=0.1*10^6

=100000

=100Khz

Related questions

0 votes
0 votes
0 answers
3
Shivam Kasat asked Jan 6, 2019
723 views
An AB flip-flop (FF) is constructed from a JK-FF as shown in the figure. The expression for the next stateJ=AB’+BA’ and K=A+B characteristic equation of JK FF Qn+1=...
1 votes
1 votes
0 answers
4