retagged by
10,086 views
37 votes
37 votes

If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?

  1. Width of tag comparator
  2. Width of set index decoder
  3. Width of way selection multiplexer
  4. Width of processor to main memory data bus
retagged by

2 Answers

Best answer
61 votes
61 votes

If associativity is doubled, keeping the capacity and block size constant, then the number of sets gets halved. So, width of set index decoder can surely decrease - (B) is false.
Width of way-selection multiplexer must be increased as we have to double the ways to choose from- (C) is false

As the number of sets gets decreased, the number of possible cache block entries that a set maps to gets increased. So, we need more tag bits to identify the correct entry. So, (A) is also false.

(D) is the correct answer- main memory data bus has nothing to do with cache associativity- this can be answered without even looking at other options.

edited by
1 votes
1 votes

Main memory bus is not related to cache in any way. so,the size of memory bus may remain constant even after increasing the associativity of the cache memory. so here answer will be (D).

Answer:

Related questions

38 votes
38 votes
5 answers
2