1,343 views
2 votes
2 votes
suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 cache to memory is 100 cycles the hit time of the L2 cache is 10 clock cycles.the hit time of the L1 cache is 1 clock cycle. what is average memory access time?

2 Answers

0 votes
0 votes
hit ratio of l2 is calculated wrong

Related questions

0 votes
0 votes
0 answers
1
Ray Tomlinson asked Aug 22, 2023
227 views
is this formula is correct if it is correct then in gate 2006 Question 75 why they not used this formulahttps://gateoverflow.in/43565/gate-cse-2006-question-75
0 votes
0 votes
1 answer
4
Mrityudoot asked May 22, 2023
185 views
Under what category does Universal Serial Bus fall: System Bus or a Network connection or something else?