The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
+2 votes
suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 cache to memory is 100 cycles the hit time of the L2 cache is 10 clock cycles.the hit time of the L1 cache is 1 clock cycle. what is average memory access time?
in CO and Architecture by Loyal (5.4k points) | 61 views
is it correct way .96*1 + .04*(.98*11+.02*(111))


2 Answers

0 votes
hit ratio of l2 is calculated wrong
by Active (2.7k points)
okkk got it i have to take local miss rate instead of global miss rate thanks
0 votes

Answer 3.4 clock cycle

This based on global miss rate and local miss rate

by Active (4.1k points)

Related questions

0 votes
1 answer
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,092 questions
55,276 answers
86,086 users