Consider a pipelined processor having 5 stages. The stage delays are 1, 1.4, 1.2, 3, 2ns and interstage buffer delays are 1ns. The 3rd stage is capable of deciding branch target address. The processor starts fetching new instruction when the conditional branch outcome is known. 30% of instructions are the conditional branch, then calculate the execution time for 1200 instructions?
