288 views
0 votes
0 votes

@Arjun sir

In the Question :-  https://gateoverflow.in/1391/gate2005-68

I have drawn like :- 

F  D  E  M  W

    F   D  D   E  M  W

          F  -    D   E  M  W            Total 8 Clock cycle with operand forwarding.

Why cant we Overlap stuffs means:- 

In first case at second instruction the data will be available only after the memory access of first instruction.We could do something like in the Upper edge of the clock fetch from the memory and in the downward edge of clock Do the execution operation of next stage. If we follow this policy we will get 7 clock cycles.

Checkout the comment of Arjun Sir:-  https://gateoverflow.in/3623/gate2006-it-79

Or when to use such technique as depicted by Arjun Sir.

1 Answer

0 votes
0 votes

 

serial no. cycle 1 cycle 2  cycle 3 cycle 4 cycle 5 cycle 6 cycle 7 cycle 8 cycle 9
 I1 IF RD EX MA WB        
I2   IF --------- RD EX MA WB    
I3     IF  -------- RD EX MA WB  

USING THE DATA FORWARDING 

 

Related questions

0 votes
0 votes
1 answer
1
shima abdullah asked Jun 27, 2022
876 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...
2 votes
2 votes
2 answers
2
Nihal Singh asked Oct 26, 2021
1,489 views
Hi, I have a question like how Load/Store operation behave in pipelining, with or without operand forwarding ?
1 votes
1 votes
1 answer
3
s_dr_13 asked Mar 8, 2019
662 views
Please cite some useful resources where lots of problems are based on pipeline,illustrating every kind of problems can be asked in GATE