search
Log In
0 votes
366 views
Can anybody explain the concept of Split phase (2 stages in same clock-cycle) in Pipelining Briefly.

i.e. When to use,How to use and Advantages.
in CO and Architecture 366 views

1 Answer

1 vote

for enhancement of the  process we can decompose the stages pipeline .

in this example we can minimize the execution time of the process by decomposing the longest stage of the pipeline.

Related questions

0 votes
2 answers
1
210 views
A $5-$ stage pipelined processor has IF,ID,EX,MEM and WB . WB stage operation is divided into two parts. In the first part register write operation and in second part register read operation is performed. The latency of those stages are $300,400,500,500,300$ (in nano seconds) respectively.Consider ... $I_{4}$ SUB $R_{1},R_{7},R_{4}$ $R_{1} <- R_{7} - R_{4}$ The program execution time__________ns?
asked Jan 29, 2017 in CO and Architecture monty 210 views
0 votes
2 answers
2
0 votes
1 answer
3
96 views
In order to perform timing TO, T1 etc for different phase, is these complete timing signals are clock cycle or individual time like TO is clock cycle ?
asked May 10, 2017 in CO and Architecture elakashi sharma 96 views
1 vote
0 answers
4
...