410 views
1 votes
1 votes

A CPU has five-stage pipeline and runs at 2 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. Assume that each stage requires one clock cycle 20% of the instructions are conditional branches. Find the average execution time of the program for 200 instructions is ________.

My attempt plz verfiy

There were 2 stall cycles for pipelining for 20 % of the instructions

Frequency=2 GHz, Cycle time=1/f=0.5 ns

Average execution time= (1+ stall frequency × Stall cycle) x 0.5 ns

                                   = (1+ 0.2 × 2) x 0.5 ns =0.7 ns

For 200 instructions, time=0.7 x 200 =140 ns.

if this is correct then plz check the below link

https://gateoverflow.in/210004/pipelining

where i m doing wrong

1 Answer

Related questions

1 votes
1 votes
1 answer
1
sushmita asked Oct 20, 2016
1,189 views
can some one tell me any good resource to study delayed branching in computer architecture ?? Especially numerical examples.
1 votes
1 votes
1 answer
2
sumit goyal 1 asked Nov 17, 2017
269 views
https://www.youtube.com/watch?v=Z4rgivgkNVc&t=1s anyone please tell me if i choose f instead of b at 7:21 then answer will be different there are so many different a...
0 votes
0 votes
1 answer
3
0 votes
0 votes
1 answer
4
vishwa ratna asked Jan 15, 2017
800 views
Which of the following is not TRUE about "Delayed Branching" ?S1 : Delayed branding changes the semantic meaning of the original program. S2 : Delayed branching is the pr...