retagged by
716 views
1 votes
1 votes

Following is the code segment for 8085 microprocessor:

1000 LXI SP, 27FF H

1003 CALL 1006

1006 POP H

Contents of SP and HL register pair on completion of execution of these instructions are:

a) SP=27FF, HL=1003

b) SP=27FD, HL=1003

c) SP=27FF,HL=1006

d) SP=27FD,HL=1006

retagged by

Please log in or register to answer this question.

Related questions

0 votes
0 votes
0 answers
1
Mohammed Sumair asked Oct 18, 2017
1,959 views
The contents of the flag register after the execution of the following program by 8085 microprocessor will be ProgramSUB AMVI B,(01)HDCR B HLT_____________in hexadecimal....
0 votes
0 votes
2 answers
2
worst_engineer asked Dec 29, 2015
1,237 views
I could not understand here both the outputs point to D3 bit . How to proceed in this scenario ?
3 votes
3 votes
1 answer
3
hem chandra joshi asked Aug 13, 2017
2,927 views
what is the throughput of pipelining ? If it has 4-stage pipelining with 800,500,400 and 300 picoseconds stage delays.
0 votes
0 votes
1 answer
4
rahuldb asked Nov 17, 2016
615 views
Find out the number of page fault in the following strings of pages used by CPU using the page replaced algorithm LRU and LIFO[taking 3 page frames]1,1,3,5,3,4,2,2,2,1,8