Q34- The above circuit represents __________ stages.

khushtak asked Oct 19, 2015 • retagged Nov 13, 2017 by Arjun

1,051 views

1 votes

A. n states

B. (n-1) states

C. 2ⁿ states

D. 2^n-1 states

CO and Architecture
co-and-architecture

+ –

khushtak asked Oct 19, 2015 • retagged Nov 13, 2017 by Arjun

khushtak

1.1k views

See all

4 4 Comments

Shubhanshu

commented Aug 7, 2017

C) ??

0 votes

Hira Thakur

commented Nov 13, 2017

what is question ?? where is circuit??

0 votes

shruti21

commented Nov 15, 2017

Please someone explain the answer

0 votes

SubVer

commented Sep 26, 2018

This is the circuit for above problem

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

3 votes

Answer C is correct Bcz n-bit inputs Decoder generates 2^n outputs...

Khalid Ansari answered Oct 13, 2018

Khalid Ansari

See all

0 Please log in or register to add a comment.

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

1 votes

2 answers

Swati001 asked Jul 29, 2015

2,612 views

I1 : Load R0,3(R1) I2:Sub R3,R0,R4 I3: Mul R5,R0,R6 I4: Div R7,R0,R8 .How many cycles are needed to complete above instruction using RISC pipeline, where all stages take 1 cycle

Swati001

2.6k views

Swati001 asked Jul 29, 2015

1 votes

1 answer

PEKKA asked Nov 2, 2016

421 views

What is happening in the following stages of pipeline ?
What is happening in fetch stage decode stage of pipeline . Please explain in details .

What is happening in fetch stage decode stageof pipeline . Please explain in details .

PEKKA

421 views

PEKKA asked Nov 2, 2016

CO and Architecture
pipelining
co-and-architecture

+ –

0 votes

1 answer

amiteshKeshari asked Aug 24, 2023

355 views

Consider a one word instruction ADD R2,@R1 executed on Hypothetical CPU R1 and R2 are processing registers. Fetching operation takes 2 clock cycles, memory operand read takes 2 clock cycles and any ALU operation takes one clock cycles and extra clock is not required for storing the result in destination regiseter. No. of memory cycles needed to complete the insturction cycle of the above ADD R2,@R1 is .........

amiteshKeshari

355 views

amiteshKeshari asked Aug 24, 2023

CO and Architecture
co-and-architecture

+ –

1 votes

1 answer

swarnimm asked Dec 21, 2018

479 views

Minimum number of stages in a pipeline processor that achieve a speed of 9.2 for 200 operations is
Minimum number of stages in a pipeline processor that achieve a speed of 9.2 for 200 operations is

Minimum number of stages in a pipeline processor that achieve a speed of 9.2 for 200 operations is

swarnimm

479 views

swarnimm asked Dec 21, 2018

CO and Architecture
co-and-architecture
pipelining

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

4 4 Comments reply

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 reply

Please log in or register to add a comment.

Related questions

4 4 Comments

0