Register

cache misses

315 views
0 votes
0 votes
An address sequence S experiences 100 compulsory cache misses. The sequence S experiences 500 misses when it is passed through a 32 KB fully-associative cache. The sequence S experiences 1000 misses when it is passed through a 32 KB 8-way set-associative cache. The number of conflict misses that the sequence S experiences when it is passed through a 32 KB 8-way set-associative cache is___?
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
0 answers
1
Na462 asked Jan 21, 2019
922 views
Ace Test Series: CO & Architecture - Cache Misses Type
User Avatar
0 votes
0 votes
0 answers
3
Balaji Jegan asked Aug 2, 2018
213 views
Cache Hits and Misses
User Avatar
0 votes
0 votes
0 answers
4
Anjan asked Dec 24, 2017
907 views
Misses in cache
Consider a cache as follows: Direct mapped 8 words total cache data size 2 words block size A sequence of memory read is performed in the order shown from the following addresses: 0 , 11 , 4 , 14 , 9 , 1 , 8 , 0 , 4 , 11. Find No of compulsory misses and conflict misses and capacity misses.
Consider a cache as follows:Direct mapped8 words total cache data size2 words block sizeA sequence of memory read is performed in the order shown from the following addr...
User Avatar
Link Copied!