reopened by
2,706 views
2 votes
2 votes

The format of a double operand instructions of a cpu consist of $4$ bit opcode and $4$ bit for source and destination.$12$ double operand instructions and $24$ single operand instructions must be implemented.Opcode field must identify the three groups of $n-$ operand instructions .what is the total no. of zero operand instructions that can be implemented?

  1. $512$ 
  2. $516$
  3. $521$
  4. $523$
reopened by

Please log in or register to answer this question.

Related questions

1 votes
1 votes
0 answers
2
MD IMRAN HUSSAIN 1 asked Aug 25, 2017
485 views
0 votes
0 votes
1 answer
3
A_i_$_h asked Sep 15, 2017
1,585 views
Can someone suggest a good video or link for ""expanding opcode technique""
0 votes
0 votes
0 answers
4
RamaSivaSubrahmanyam asked Aug 23, 2022
246 views
Is Expanding opcode technique possible in CISC Architecture?? can we mimic ??…Don't think why this guy asking even though CISC contains umpteen instruction opcodes.#ju...