edited by
728 views
0 votes
0 votes
A system employs 10 stage instruction pipeline in which 5% instruction results in data dependency, 10% instruction results in control dependency, 2% instructions results in structural dependency. 10% instructions are exposed to data and control dependencies. If the penalty for structural dependency is 1 clock and the penalty for control dependency and data dependency are 3 clocks and 2 clocks respectively. The average instruction time is ________. [in cycles]

Ans. 1.92

Please Explain Briefly the Solution
edited by

1 Answer

Related questions

2 votes
2 votes
1 answer
1
Satbir asked Jan 16, 2019
894 views
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)