Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Finding cache size for virtually indexed physically addressed cache
eswaraleti143
asked
in
CO and Architecture
Jul 28, 2018
retagged
Mar 14, 2019
by
adeebafatima1
180
views
0
votes
0
votes
co-and-architecture
cache-memory
eswaraleti143
asked
in
CO and Architecture
Jul 28, 2018
retagged
Mar 14, 2019
by
adeebafatima1
by
eswaraleti143
180
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
4
votes
4
votes
2
answers
1
prodigy25
asked
in
CO and Architecture
Aug 24, 2014
3,703
views
what is meant by cache is physically addressed and cache is virtually addressed
prodigy25
asked
in
CO and Architecture
Aug 24, 2014
by
prodigy25
3.7k
views
1
vote
1
vote
0
answers
2
radha gogia
asked
in
Operating System
Oct 20, 2015
605
views
what is the meaning of virtually addressed physically tagged cache ?
I am confused over one point that do we look up into cache before address translation or simultaneously , In the below link it is mentioned that it " caches are typically indexed with the virtual address, ... happen to the physical address generated by MMU , since the cache is indexed before address translation only .
radha gogia
asked
in
Operating System
Oct 20, 2015
by
radha gogia
605
views
9
votes
9
votes
1
answer
3
Akriti sood
asked
in
CO and Architecture
Nov 9, 2016
3,101
views
virtually/physically tagged caches
can some one please clearly explain ,what is 1. virtually indexed virtually tagged cache 2. physically indexed physically tagged cache 3. virtually indexed physicaly tagged cache it is very confusing ,these concepts are used in finding effective memory access in questions of gate.
Akriti sood
asked
in
CO and Architecture
Nov 9, 2016
by
Akriti sood
3.1k
views
co-and-architecture
cache-memory
virtual-memory
translation-lookaside-buffer
5
votes
5
votes
1
answer
4
yes
asked
in
CO and Architecture
Nov 28, 2015
365
views
"TLB with physically addressed cache" plz write expression for avg mem access time???
Given the following information: TLB hit rate $95$%, TLB access time is $1$ cycle. Cache hit rate $90$%, cache access time is $1$ cycle. When TLB and cache both get miss; page fault rate ... average memory access latencies when the cache is physically addressed (in cycles) (up to $2$ decimal places) is__________.
yes
asked
in
CO and Architecture
Nov 28, 2015
by
yes
365
views
co-and-architecture
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
NTA UGC NET JRF December 2022 Apply Online Form 2023
Life happens, just chill and do hardwork
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.8k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
Eligibility Criteria: Discipline of...
4-year B.Tech./B.E. degree or a MSc./MCA degree...
I am not sure about others but I would pay 2X...
@DebRC Yes. This, time stamp and comparing...
Small feedback for next year. It would be great...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
