535 views
0 votes
0 votes

Consider the system have L1 data cache with 50 percent of hit rate and take 2 cycles when hit in L1 cache, L2 cache with 70% of hit rate and take 15 cycles when hit in L2 cache and main memory with 100% of hit rate and 200 cycles when hit in main memory to access a block. If main memory speed is improved 15%, then the improvement in L1 miss time is ________. (upto 2 decimal place)

Please log in or register to answer this question.

Related questions

1 votes
1 votes
0 answers
1
0 votes
0 votes
0 answers
2
bts1jimin asked Jan 17, 2019
455 views
here it is given byte addressable. So these locations refer to words or byte location. What are set, block fields here : number of words or number of bytes for these loca...
0 votes
0 votes
1 answer
3
1 votes
1 votes
1 answer
4
Sumit1311 asked Jan 21, 2016
609 views
Will conflict misses increase if k-way set associative cache is used and we increase the cache capacity?