@Praveen Saini Sir,

why we are not using feedback i/p in next clock instead of specified i/p values ?

The Gateway to Computer Science Excellence

First time here? Checkout the FAQ!

x

+10 votes

A control algorithm is implemented by the NAND – gate circuitry given in figure below, where $A$ and $B$ are state variable implemented by $D$ flip-flops, and $P$ is control input. Develop the state transition table for this controller.

0

@Praveen Saini Sir,

why we are not using feedback i/p in next clock instead of specified i/p values ?

+14 votes

Best answer

$A(t+1) =$ $D_{a}$=$ A'B +A'P'$

$B(t+1)=$ $D_{b}$ =$ PB'$ $+ P'A$

Present State |
Input |
Next State |
||

A | B | P | A(t+1) | B(t+1) |

$0$ | $0$ | $0$ | $1$ | $0$ |

$0$ | $0$ | $1$ | $0$ | $1$ |

$0$ | $1$ | $0$ | $1$ | $0$ |

$0$ | $1$ | $1$ | $1$ | $0$ |

$1$ | $0$ | $0$ | $0$ | $1$ |

$1$ | $0$ | $1$ | $0$ | $1$ |

$1$ | $1$ | $0$ | $0$ | $1$ |

$1$ | $1$ | $1$ | $0$ | $0$ |

${\begin{array}{|ll|l|ll|}\hline\\

\textbf{Present}&& \textbf{Input}& \textbf{Next State} \\\hline \textbf{A} & \textbf{B} & \textbf{P} & \textbf{A(t+1)} & \textbf{B(t+1)}\\\hline

0&0&0&1&0 \\\hline 0&0&1&0&1 \\ \hline 0&1&0&1&0\\ \hline 0&1&1&1&0\\ \hline 1&0&0&0& 1 \\ \hline 1&0&1&0&1 \\ \hline 1&1&0&0& 1 \\ \hline 1&1&1&0&0\\ \hline

\end{array}}$

Note: Recheck the table by putting value of A, B , P in equations of $A(t+1)$ and $B (t+1)$.

- All categories
- General Aptitude 1.6k
- Engineering Mathematics 7.5k
- Digital Logic 3k
- Programming & DS 4.9k
- Algorithms 4.3k
- Theory of Computation 6k
- Compiler Design 2.1k
- Databases 4.2k
- CO & Architecture 3.5k
- Computer Networks 4.2k
- Non GATE 1.4k
- Others 1.5k
- Admissions 585
- Exam Queries 572
- Tier 1 Placement Questions 23
- Job Queries 72
- Projects 18

50,126 questions

53,251 answers

184,758 comments

70,502 users