The Gateway to Computer Science Excellence
+11 votes
1.1k views

A control algorithm is implemented by the NAND – gate circuitry given in figure below, where $A$ and $B$ are state variable implemented by $D$ flip-flops, and $P$ is control input. Develop the state transition table for this controller.

in Digital Logic by Veteran (52.2k points)
edited by | 1.1k views
0

@Praveen Saini Sir, 

why we are not using feedback i/p in next clock instead of specified i/p values ? 

1 Answer

+16 votes
Best answer
$A(t+1) =D_{a}= A'B +A'P'$

$B(t+1)=D_{b} = PB'+ P'A$ $${\begin{array}{|cc|c|cc|}\hline
\rlap{\textbf{Present State}}&&    \textbf{Input}&  \textbf{Next State} \\\hline  \hspace{20pt}\textbf{A}\hspace{20pt} & \hspace{20pt} \textbf{B} \hspace{20pt}&  \textbf{P} & \textbf{A(t+1)} & \textbf{B(t+1)}\\\hline
0&0&0&1&0  \\\hline 0&0&1&0&1 \\ \hline    0&1&0&1&0\\ \hline   0&1&1&1&0\\ \hline   1&0&0&0& 1 \\ \hline   1&0&1&0&1  \\ \hline   1&1&0&0& 1 \\ \hline   1&1&1&0&0\\ \hline   
 \end{array}}$$ Note: Recheck the table by putting the values $of A, B$ and $P$ in equations of $A(t+1)$ and $B (t+1)$.
by Veteran (56.8k points)
edited by
0
@Praveen Sir, We are getting A(t+1) and B(t+1) by putting value in equation only then what is the need to recheck?
0
@Praveen Sir

here in diagram , no OR gate is there

plz rechk
+4
@srestha, in question NAND-NAND realization is given you can convert this in AND-OR realization.
0
Exactly
0
@shubhgupta i think he meant to cross check the answer
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,645 questions
56,601 answers
195,851 comments
102,210 users