The Gateway to Computer Science Excellence
0 votes
48 views

closed as a duplicate of: Digital Logic: Gate2016 ECE
in Digital Logic by Loyal (5.6k points)
closed by | 48 views
0
i am getting 7ns
0
Shubham I am also getting 7 but given key is 6
0
it should be 7 only.. have they given solution ??
0
It should be 7 ns as we will look for the slowest path - the multiplexer's output will take 3.5 ns, which then has to go through the NOT gate, making it 5.5 ns, followed by the MUX which makes it 7ns.
0
yes exactly ...getting same
0

This is solution given by ace

0
if T=0 ONLY MUX2 Will work??

if T=1  only MU1 will work??
0
yes ..because we are giving input to select line which will activate the MUX ..

Related questions

+1 vote
2 answers
1
0 votes
0 answers
3
asked Dec 29, 2018 in Digital Logic by Shankar Kakde (195 points) | 55 views
0 votes
1 answer
4
asked Dec 28, 2018 in Digital Logic by Shankar Kakde (195 points) | 44 views
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,737 questions
57,258 answers
198,087 comments
104,737 users