in Digital Logic closed by
246 views
0 votes
0 votes
closed as a duplicate of: Digital Logic: Gate2016 ECE

in Digital Logic closed by
246 views

8 Comments

i am getting 7ns
0
0
Shubham I am also getting 7 but given key is 6
0
0
it should be 7 only.. have they given solution ??
0
0
It should be 7 ns as we will look for the slowest path - the multiplexer's output will take 3.5 ns, which then has to go through the NOT gate, making it 5.5 ns, followed by the MUX which makes it 7ns.
0
0
yes exactly ...getting same
0
0

This is solution given by ace

0
0
if T=0 ONLY MUX2 Will work??

if T=1  only MU1 will work??
0
0
yes ..because we are giving input to select line which will activate the MUX ..
0
0