Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Addressing Instructions
Asutosh
asked
in
CO and Architecture
Sep 6, 2018
356
views
0
votes
0
votes
Are memory to memory instructions allowed?
Eg. ADD [123], [345] or MOV [123], [343]
If not, then why?
co-and-architecture
addressing-modes
Asutosh
asked
in
CO and Architecture
Sep 6, 2018
by
Asutosh
356
views
answer
comment
Follow
share this
share
2 Comments
by
MiNiPanda
commented
Sep 6, 2018
reply
Follow
share this
Memory to Memory operations aren't allowed in RISC architecture because it takes significant time for accessing the Main memory(CISC allows it).. while in RISC we only deal with registers while doing arithmetic operations like ADD,SUB etc.. Only during LOAD and STORE MM is accessed..
2
2
by
Sanandan
commented
Sep 4, 2020
reply
Follow
share this
I think RISC architectures wont allow such instructions but CISC may allow such instructions.
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
In RISC instructions set all operands involved in an arithmetic or logic operation must either be in processor registers, or one of the operands may be given explicitly within the instruction word.
and memory operands are accessed only using load store instructions.
-Hamacher
Jan Bhardwaj
answered
Nov 21, 2020
by
Jan Bhardwaj
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
2
answers
1
Gitika Babbar
asked
in
CO and Architecture
May 24, 2019
1,336
views
machine instructions and addressing modes
A digital computer has memory unit with $24$ bits word.The instruction set consists of $150$ different operations. All instructions have an operation code part and an address part. Each instruction is stored in one word of memory. $Q1$ How many bits are needed for the OP-CODE and ... $2^{16}, 2^{24}$ $2^{16},2^{24}-1$ $\textrm{None of these}$
Gitika Babbar
asked
in
CO and Architecture
May 24, 2019
by
Gitika Babbar
1.3k
views
co-and-architecture
addressing-modes
0
votes
0
votes
1
answer
2
Deepalitrapti
asked
in
CO and Architecture
Sep 7, 2018
385
views
Instructions
Deepalitrapti
asked
in
CO and Architecture
Sep 7, 2018
by
Deepalitrapti
385
views
co-and-architecture
addressing-modes
opcode
made-easy-booklet
1
vote
1
vote
2
answers
3
Kartavya Kothari
asked
in
CO and Architecture
May 11, 2018
698
views
Ace Test Series 2019: CO & Architecture - Number Of Zero Address Instructions
A system has 16 bits instruction that support zero address, one address and two address instructions Assume each address field size is 5 bits it is designed for supporting 40' number of two address ... ' number of one address instructions. The maximum number of zero address instructions that can be formulated is
Kartavya Kothari
asked
in
CO and Architecture
May 11, 2018
by
Kartavya Kothari
698
views
ace-test-series
co-and-architecture
addressing-modes
0
votes
0
votes
1
answer
4
Aaryan_Sharma
asked
in
CO and Architecture
Dec 30, 2022
88
views
Addressing Modes
When we write MOV #1000 , it means we are writing the value 1000 into the accumulator. But when we write MOV 1000 here 1000 refers to address of what ? register or MM ? (knowing that MOV works only between registers).
Aaryan_Sharma
asked
in
CO and Architecture
Dec 30, 2022
by
Aaryan_Sharma
88
views
co-and-architecture
addressing-modes
goclasses
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
From GATE to Australia
DRDO Previous Year Papers
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.9k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
Man, I feel you! I left my job to do gate this...
Yes, CDU provides assistance for internships...
Are you fully aware of the job opportunities in...
When this exam will happen ?
Can Someone guide me how to prepare for interview...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy