retagged by
332 views
0 votes
0 votes

After time slot 40;00 there is a question related to direct mapped cache in which there is 32 bit of data and cpu generates 32 bit address  and memory is byte addressable.how many total bits are require for tag bit for a cache having 64 KB of data .i am confused with solution .what is page size??can anyone explain???

retagged by

Please log in or register to answer this question.

Related questions

0 votes
0 votes
0 answers
1
eyeamgj asked Oct 1, 2018
213 views
https://gateoverflow.in/863/gate2002-10IN THE SOLUTION BY ARJUN SIR HOW THIS LINE IS JUSTIFYING THAT ALL WILL MAP TO DIFFERENT SET?????? So, since the ending address is n...
0 votes
0 votes
2 answers
2
Mojo-Jojo asked Jan 11, 2016
1,234 views
If we are given direct mapped cache, we have to add Multiplexer delay to the comparator delay ?