Computer organisation- DMA

sidlewis asked Sep 12, 2018 • retagged Aug 17, 2022 by Shubham Sharma 2

227 views

0 votes

CO and Architecture
co-and-architecture
cache-memory
array
clock-cycles

+ –

sidlewis asked Sep 12, 2018 • retagged Aug 17, 2022 by Shubham Sharma 2

sidlewis

227 views

See all

1 1 comment

Dharmendra Lodhi

commented Sep 14, 2018

for(i=0;i<64;i++){

                for(j=0;j<64;j++){

                 X=X+A[i][j];

                 }

                for(j=0;j<64;j++){

                Y=Y+B[i][2*j];

                }

}

in second loop there may be some correction.because for j>32 in will give segmentation fault

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

6 votes

2 answers

khushtak asked Oct 27, 2015

12,330 views

Q26 ch-5 M_E workbook
suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 cache to memory is 100 cycles the hit time of the L2 cache is 10 clock cycles.the hit time of ... reference per instruction) x (miss rate) x (miss penalty) right?? so which miss rate and miss penalty should i put here?

suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 cache to memor...

khushtak

12.3k views

khushtak asked Oct 27, 2015

CO and Architecture
co-and-architecture
cache-memory
clock-frequency
clock-cycles

+ –

0 votes

1 answer

someshawasthi asked Nov 17, 2022

368 views

cache memory
Consider a RISC processor with an ideal CPI, where 25% of the total instructions are LOAD and STORE instruction. Time to accessing main memory is 100 clock cycles and accessing of the cache memory required 2 clock cycles. If cache miss rate is 2%, then the effective CPI for the system with the cache is ____.

Consider a RISC processor with an ideal CPI, where 25% of the total instructions are LOAD and STORE instruction. Time to accessing main memory is 100 clock cycles and acc...

someshawasthi

368 views

someshawasthi asked Nov 17, 2022

CO and Architecture
cache-memory
clock-cycles

+ –

0 votes

1 answer

sahil_malik asked Oct 10, 2018

3,800 views

Computer organization
How many cycles are required for a 100 MHz processor to execute a program which requires 5 seconds of CPU time? (a) 10^9 cycles (b) 50 × 10^7 cycles (c) 10^8 cycles (d) 50 cycles Solution: Option (b)

How many cycles are required for a 100 MHz processor to execute a program which requires 5 seconds of CPU time?(a) 10^9 cycles (b) 50 × 10^7 cycles (c) 10^8 cycles (d) 5...

sahil_malik

3.8k views

sahil_malik asked Oct 10, 2018

CO and Architecture
co-and-architecture
clock-cycles

+ –

0 votes

1 answer

Bikram asked Nov 25, 2016

239 views

Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 19
In an $8$ segment pipeline, the total number of clock pulses that process $150$ tasks are ______ cycles.

In an $8$ segment pipeline, the total number of clock pulses that process $150$ tasks are ______ cycles.

Bikram

239 views

Bikram asked Nov 25, 2016

CO and Architecture
tbb-coa-1
co-and-architecture
numerical-answers
clock-cycles

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

1 1 comment reply

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

1 1 comment