UNDEFINED

noblesarkar asked Sep 19, 2018 • retagged Aug 17, 2022 by Shubham Sharma 2

210 views

0 votes

in a 5 stage pipeline processor a program consist of 50 instruction suppose there are 20% instruction require 1 extra stall cycle what is the cpi from this execution ?

CO and Architecture
co-and-architecture
pipelining
numerical-answers

+ –

noblesarkar asked Sep 19, 2018 • retagged Aug 17, 2022 by Shubham Sharma 2

noblesarkar

210 views

See all

0 Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 votes

Avg CPI=(5+50-1)+10/50= 64/50=1.28

Psy Duck answered Sep 8, 2022

Psy Duck

See all

0 Please log in or register to add a comment.

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

2 votes

0 answers

Arjun asked Feb 16

1,752 views

GATE CSE 2024 | Set 2 | Question: 48
A non-pipelined instruction execution unit operating at $2 \mathrm{GHz}$ takes an average of $6$ cycles to execute an instruction of a program $\text{P}$. The unit is then redesigned to operate on a $5$ ... hazards. The speedup (rounded off to one decimal place) obtained by the pipelined design over the non-pipelined design is ____________.

A non-pipelined instruction execution unit operating at $2 \mathrm{GHz}$ takes an average of $6$ cycles to execute an instruction of a program $\text{P}$. The unit is the...

Arjun

1.8k views

Arjun asked Feb 16

CO and Architecture
gatecse2024-set2
numerical-answers
co-and-architecture
pipelining

+ –

7 votes

1 answer

GO Classes asked Jan 28

688 views

GO Classes Test Series 2024 | Mock GATE | Test 13 | Question: 35
Consider a processor with an in-order five-stage pipeline (IF, ID, EX, MEM, and WB) with clock cycle time $10 \mathrm{~ns}$. This processor is executing a program in which $30 \%$ of the instructions are ... is always started and ignored if the branch is taken. What is the throughput (Million instructions per second) of the system?

Consider a processor with an in-order five-stage pipeline (IF, ID, EX, MEM, and WB) with clock cycle time $10 \mathrm{~ns}$. This processor is executing a program in whic...

GO Classes

688 views

GO Classes asked Jan 28

CO and Architecture
goclasses2024-mockgate-13
goclasses
co-and-architecture
pipelining
numerical-answers
1-mark

+ –

7 votes

1 answer

GO Classes asked Jan 13

596 views

GO Classes Test Series 2024 | Mock GATE | Test 11 | Question: 15
An MIPS pipeline has five stages, with a clock cycle of $200 \mathrm{ps}$. Suppose that this MIPS pipeline is redesigned to have four stages, with a clock cycle of $250 \mathrm{ps}$. Assuming an infinite sequence of instructions, what speedup will this new design achieve when compared to the five-stage pipeline?

An MIPS pipeline has five stages, with a clock cycle of $200 \mathrm{ps}$. Suppose that this MIPS pipeline is redesigned to have four stages, with a clock cycle of $250 \...

GO Classes

596 views

GO Classes asked Jan 13

CO and Architecture
goclasses2024-mockgate-11
goclasses
numerical-answers
co-and-architecture
pipelining
1-mark

+ –

9 votes

4 answers

admin asked Feb 15, 2023

9,480 views

GATE CSE 2023 | Question: 23
Consider a $3$-stage pipelined processor having a delay of $10 \mathrm{~ns}$ (nanoseconds), $20 \mathrm{~ns}$, and $14 \mathrm{~ns},$ for the first, second, and the third stages, respectively. Assume that there is no other ... instruction is fetched every cycle. The total execution time for executing $100$ instructions on this processor is _____________ $\mathrm{ns}.$

Consider a $3$-stage pipelined processor having a delay of $10 \mathrm{~ns}$ (nanoseconds), $20 \mathrm{~ns}$, and $14 \mathrm{~ns},$ for the first, second, and the third...

admin

9.5k views