edited by
234 views
0 votes
0 votes

Original question- https://gateoverflow.in/1314/gate2009-28

In the best answer selected, why in 6th cycle we are introducing I4 {S1} while I3 {S2} hasn't gone to next stage?

In this question if we take the above approach, we will get different answer, according to me, I4 {S1} will be introduced in 7th clock. 

Also, Refer this GATE 2004-IT question- https://gateoverflow.in/3690/gate2004-it-47  in this we are doing as the above approach.

edited by

Please log in or register to answer this question.

Related questions

0 votes
0 votes
0 answers
2
Soumya Tiwari asked Nov 16, 2018
177 views
https://gateoverflow.in/63585/pipeliningCan anyone Explain the meaning of the line-"Assume that no instruction starts at first stage time the branch condition is evaluate...
1 votes
1 votes
0 answers
3
Soumya Tiwari asked Nov 15, 2018
354 views
I'm not able to understand how pipelining reduces memory requirements of programs. Anyone please explain.