Register

GATE CSE 1994 | Question: 3.10
closed

• recategorized by
608 views
0 votes
0 votes
closed with the note: Out of syllabus now

Match the following items

(i) ECL (a) Unipolar; very high speed; difficult to fabricate; good resistance to radiation
(ii) Ga As (b) Unipolar; low power; modest speed and packing density
(iii) TTL (c) Bipolar; highest speed silicon IC; low packing density
(iv) CMOS (d) Bipolar, modest packing density, inexpensive
• recategorized by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
Next in category →

Related questions

0 votes
0 votes
0 answers
1
Kathleen asked Oct 5, 2014
478 views
GATE CSE 1994 | Question: 10
User Avatar
0 votes
0 votes
0 answers
2
Kathleen asked Oct 4, 2014
681 views
GATE CSE 1994 | Question: 3.1
User Avatar
1 votes
1 votes
1 answer
3
Kathleen asked Sep 25, 2014
2,984 views
GATE CSE 1998 | Question: 1.15
The threshold level for logic 1 in the TTL family is any voltage above 2.5 V any voltage between 0.8 V and 5.0 V any voltage below 5.0 V any voltage below V$_{cc}$ but above 2.8 V
The threshold level for logic 1 in the TTL family isany voltage above 2.5 Vany voltage between 0.8 V and 5.0 Vany voltage below 5.0 Vany voltage below V$_{cc}$ but above ...
User Avatar
0 votes
0 votes
0 answers
4
go_editor asked Dec 10, 2016
411 views
GATE CSE 1988 | Question: 1ii
Assuming ideal diodes, the voltage at $V_0$ for circuit in the below figure is _______ (Express the voltage in terms of x, y and z)
Assuming ideal diodes, the voltage at $V_0$ for circuit in the below figure is _______ (Express the voltage in terms of x, y and z)
User Avatar
Link Copied!