retagged by
385 views
1 votes
1 votes

retagged by

2 Answers

Best answer
0 votes
0 votes
We have 3*8 decoder..

Now with 3 input lines we can make any one output line as active ...like

Say we have 111 then output line O7 will be activated in decoder.

Now From O0 to O7 we have 8 output lines at decoder which are connected to memory module .

So working is like If we generate one address then few bits are used to make one of memory module as active.

But as per condidtions in question 2 bits are needed to make decoder active .

So total case is like

out of 16 bits ...

2 bits always dedicated to make DECODER ON ..now again 3 bits are given to make any one memory moduel active ...

So total remaining bits are 16 - 2- 3 = 11 bits .

Means 11 bits are used to refer one word from one module ..so size of block will be 2 ^ 11 that is 2Kb
selected by
1 votes
1 votes

we have given a 16 bit address bus and two  MSB  are used to enable the decoder . Input to decoder is 3 input lines lets say we choosen 13 to 11 Address line to input to decoder and left lines are connected to each block of memory .

so we have total 11 bits to connect within a block. Its 2 kb .

edited by

Related questions

4 votes
4 votes
0 answers
1
thepeeyoosh asked Jan 11, 2018
497 views
2 votes
2 votes
0 answers
2
1 votes
1 votes
0 answers
3
ashish pal asked Jan 6, 2018
281 views
I got answer 450 but the answer given is 410400(to access 4 words in L2) + 40(4 access to store word read from L2 in L1) + 10(final one access by CPU) = 450