retagged by
270 views
0 votes
0 votes
Assume branch instruction occurs 15% of the time and are predicted as not taken, while in practice they are taken 40% of the time with a penalty of 3 cycles. With forwarding, the load delay slot is one cycle and can be filled 60% if the time with useful instructions, 20% of the instructions are loads and 30% of these introduce load delay hazards. What is the new CPI due to load delay slots and branch hazards?

A.  1.204

B. 1.404

C. 2.204

D. 4.404
retagged by

1 Answer

Related questions

0 votes
0 votes
1 answer
2
Deepak9000 asked Nov 5, 2023
257 views
I have a Self doubt question on Operand Forwarding . The data forwarded should be done in EX-EX stage or Mem-EX ? Which one to follow and when ?Using EX-EX we require les...
0 votes
0 votes
1 answer
4
Sagar475 asked Dec 26, 2021
447 views
Assume that we are using the classic MIPS five-stage(IF, ID, EX, MEM and WB) integer pipeling.