consider unpipelined machine with 12 ns clock cycles. It uses 4 cycles for alu operation and branches, whereas 5 cycles for memory operations. Assume that the relative frequencies of these operations are 30% 20% 20%.Pipelining overhead is 1 ns. The speedup of the pipeline is:
2.0 3.1 2.8 3.5