recategorized by
14,666 views
19 votes
19 votes

In a vectored interrupt:

  1. The branch address is assigned to a fixed location in memory

  2. The interrupting source supplies the branch information to the processor through an interrupt vector

  3. The branch address is obtained from a register in the processor

  4. None of the above

recategorized by

3 Answers

Best answer
36 votes
36 votes
Answer: B

A vectored interrupt is a processing technique in which the interrupting device directs the processor to the appropriate interrupt service routine. This is in contrast to a polled interrupt system, in which a single interrupt service routine must determine the source of the interrupt by checking all potential interrupt sources, a slow and relatively laborious process.
8 votes
8 votes

Vector interrupt basically gives the flexibility of  multiple branches.It not gives a fixed address and go to that location and service interrupt . Rather it goes to different location , where interrupt servicing is required.

So,(A) is definitely false . As it concerns with a fixed location

(C)Branch address is obtained from the device which finds an interrupt and told processor to service it . Processor generates an ISR with Branch address , which can service that interrupt and some other interrupts too

(B) The interrupt source supplies branch information to the processor by device specified interrupt vector . link :http://www.cse.iitm.ac.in/~vplab/courses/comp_org/Input_Output_Organization_11.pdf

So, Ans B)

4 votes
4 votes

After Reading this definitely you will select option (b). :)

https://www.quora.com/What-is-the-difference-between-a-vectored-and-a-non-vectored-interrupt

Answer:

Related questions

16 votes
16 votes
2 answers
1
Kathleen asked Oct 8, 2014
4,801 views
Which of the following statements is true?ROM is a Read/Write memoryPC points to the last instruction that was executedStack works on the principle of LIFOAll instruction...
23 votes
23 votes
2 answers
2
Kathleen asked Oct 8, 2014
10,751 views
A computer system has a $4 \ K$ word cache organized in block-set-associative manner with $4$ blocks per set, $64$ words per block. The number of bits in the SET and WORD...
0 votes
0 votes
1 answer
3
Kathleen asked Oct 8, 2014
3,744 views
A sequence of two instructions that multiplies the contents of the DE register pair by 2 and stores the result in the HL register pair (in 8085 assembly language) is:XCHG...
25 votes
25 votes
3 answers
4
Kathleen asked Oct 8, 2014
8,733 views
The principle of locality justifies the use of:InterruptsDMAPollingCache Memory