search
Log In

Test Series [closed]

0 votes
37 views

closed with the note: Solved
in CO and Architecture
closed by
37 views

Related questions

0 votes
0 answers
1
43 views
A two-word instruction "JMP 65" is located from the address 200010. What is the effective address computed if the instruction follows relative addressing mode? My answer is 2065, Why should it be 2067
asked Oct 31, 2018 in CO and Architecture Gupta731 43 views
2 votes
2 answers
2
243 views
Assume we have two dimensional array of size 100x100, each element is occupying 4 bytes and array is stored in row major order. Further assume RAM is 1MB and cache is 4KB with each size of 32 bytes: X: for(i = 0; i < 100; i++){ for(j = 0; j < 100; j++){ { ... } In case of 2-way set associative cache, number of cache misses is(assume initially cache is empty) (A) 1250 (B) 2500 (C) 2400 (D) 2372
asked Dec 24, 2017 in CO and Architecture vishal chugh 243 views
1 vote
0 answers
3
271 views
Consider a system with CPI of 1.0 on a 5 GHz machine with a 2% miss rate and memory access time of 100ns. To reduce miss penalty designers decided to add a L2 cache with 5ns access time and decrease of overall main memory miss rate to 0.5%, How many clock ... DRAM access - Adding a L2 cache with 5ns access time and decrease of overall main memory miss rate to 0.5%, what miss penalty reduced?
asked Dec 25, 2016 in CO and Architecture Rajesh Raj 271 views
2 votes
2 answers
4
456 views
Common Data For Questions 1 and Question 2 Direct Mapping cache given below 17-tag | 10-block | 5-word , 2 to 1 MUX / OR has latency of 0.6ns ,k-bit comparator has katency of k/10 ns Question 1 If a two- way set associative cache is constructed from the given ... Question 2 Number of MUX/OR and Compators Needed in Direct Mapped Cache (#MUX/OR , Comparator) are (1,17) (17,1) (1024,1) None
asked Dec 4, 2016 in CO and Architecture PEKKA 456 views
...