401 views
0 votes
0 votes
Consider a system with page size 2^13 bytes , a2 level page table organization PTE size 32 bits with following format.

Bit0: present bit

Bit1:valid bit

Bit2:dirty bit

Bit6-29: physical frame no.

Other bits insignificant.

If last level PTE for the virtual address 0x12345678  has value 0x103 and processor trying to read a inst. From that address.what memory address will be read?

Please log in or register to answer this question.

Related questions

1 votes
1 votes
2 answers
2
ajayraho asked Oct 29, 2022
683 views
Is the page table entry size same for each entry in page tables of all levels in multilevel paging?
0 votes
0 votes
1 answer
4
Markzuck asked Dec 22, 2018
1,363 views
for memory overhead in Multi level paging, for innermost table only 1 page size shall be counted na? and NOT the complete page table size?please explain the concept, than...