in Digital Logic
331 views
0 votes
0 votes

question 1: C IS POSITIVE EDGE TRIGGERED CLOCK AND X IS INPUT TO D FLIP FLOP (the D Flip-flops are positive edged triggered)

what will be the output waveform for next state.

question 2 ; now the D flip flop is positive level triggering then what will be the waveform for next state.

in Digital Logic
by
331 views

4 Comments

Below is how D flipflop functions

"In  D FF whatever wave u get at input, Same output u get in next state "

this is true only when clock is 1(high) other wise it will continue the previous output

In case of edge triggered during the edge(+ve or -ve) and depending on the input the o/p behaves.

0
0
0
0

check this

Explanation: The Flip Flop used here is a Positive edge triggered D Flip Flop, which means that only at the “rising edge of the clock” flip flop will capture the input provided at D and accordingly give the output at Q. And at other times of the clock the output doesn’t change. The output of D flip flop is same as input, i.e. Y=Q=D ( at the rising edge ).

This was mentioned in one of the answers. 

0
0

Please log in or register to answer this question.

Related questions