921 views
1 votes
1 votes
Suppose we are using 4-bit carry lookahead adder modules to build a 64- bit adder with two-level carry lookahead, with ripple carry between the modules. If the delay of a basic gate (AND, OR, NOT) is 2 nanoseconds, the worst-case delay of the 64-bit adder will be ……….. nanoseconds.

Please log in or register to answer this question.

Related questions

5 votes
5 votes
2 answers
2
0 votes
0 votes
2 answers
3
rajveer43 asked Jan 12
178 views
The number of full and half-adders required to add $32$-bit numbers is______________________