1,025 views
1 votes
1 votes

 

2 Answers

0 votes
0 votes
for n-bit squarer

address size=n bit

longest result=2n bit

decoder size=n*2^n

number of OR gate=2n-2

ROM size=2^n*2n

correct option is B
0 votes
0 votes

LSB of Output is directly connect to LSB of Input. Rest are show in diagram below. 

ANSWER: B

Related questions

0 votes
0 votes
0 answers
2
gikovi asked Sep 25, 2021
639 views
If F1 = ∑m(1,2,4,7) and F2 = ∑m(3,5,6,7), implement them using 3 to 8 line decoder. Comment on their logic operations.
1 votes
1 votes
1 answer
4
Na462 asked Sep 29, 2018
2,672 views
Please explain in detail