310 views
0 votes
0 votes

Please log in or register to answer this question.

Related questions

0 votes
0 votes
0 answers
1
Gate Fever asked Jan 12, 2019
695 views
consider a system with 48 bit virtual address and page size is 16KB.Operating system uses multilevel paging.page table entry size is 4B.What is the number of entries in t...
0 votes
0 votes
0 answers
2
Gate Fever asked Nov 9, 2018
223 views
0 votes
0 votes
1 answer
3
Gate Fever asked Nov 9, 2018
379 views
0 votes
0 votes
1 answer
4
Gate Fever asked Nov 9, 2018
475 views
I AM GETTING 28%WITH TLB= 140nsWITHOUT TLB= 500nsi havent considered memory access time, just address translation time is cosidered!am i right??