Register

GATE CSE 1995 | Question: 15-a

• recategorized by
2,581 views
14 votes
14 votes
Implement a circuit having the following output expression using an inverter and a nand gate $$Z=\overline{A} + \overline{B} +C$$
• recategorized by
User Avatar

2 Answers

Best answer
19 votes
19 votes

The circuit can be implemented as follows:

• edited by
User Avatar
1 votes
1 votes

So in this way, we can make $NAND$ gate of the expression

 

User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

7 votes
7 votes
1 answer
1
go_editor asked Feb 12, 2018
2,570 views
GATE CSE 1995 | Question: 15-b
What is the equivalent minimal Boolean expression (in sum of products form) for the Karnaugh map given below?
What is the equivalent minimal Boolean expression (in sum of products form) for the Karnaugh map given below?
User Avatar
31 votes
31 votes
6 answers
3
Kathleen asked Oct 8, 2014
18,435 views
GATE CSE 1995 | Question: 2.12, ISRO2015-9
The number of $1$'s in the binary representation of $(3\ast4096 + 15\ast256 + 5\ast16 + 3)$ are: $8$ $9$ $10$ $12$
The number of $1$'s in the binary representation of $(3\ast4096 + 15\ast256 + 5\ast16 + 3)$ are:$8$$9$$10$$12$
User Avatar
29 votes
29 votes
3 answers
4
Kathleen asked Oct 8, 2014
11,743 views
GATE CSE 1995 | Question: 2.2
The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of $4K \times 16$? $10$ address, $16$ data lines $11$ address, $8$ data lines $12$ address, $16$ data lines $12$ address, $12$ data lines
The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of...
User Avatar
Link Copied!