search
Log In
0 votes
202 views

 

answer is D but I'm getting A. pls tell where am I going wrong?

in Digital Logic 202 views
0

Check my approach  aditi19 . I'm getting the same.

0
answer key is wrong then? :P
0

Sorry I have taken the NOR gate earlier.

It should be option D itself :).

2 Answers

0 votes

answer is D

if x=1 then  $0\rightarrow 1\rightarrow 3\rightarrow 0\rightarrow 1\rightarrow 3\rightarrow 0\rightarrow 1\rightarrow 3............$

if x=0 then  $0\rightarrow 1\rightarrow 3\rightarrow1\rightarrow 3\rightarrow 1\rightarrow 3\rightarrow $

one thing we should note is that

after a few clock cycle 

 means at x=0     after few clock cycle  it will move from 1 to 3 ,3 to 1,1 to 3 .........................

0 votes

$$D_a = Q_a{\oplus }Q_b\\ D_b = (Q_a.x)'$$

 

$$Q_a$$ $$Q_b$$ $$Q_a^+$$ $$Q_b^+$$ $$D_a$$ $$D_b$$
 0 0 0 1 0 1
0 1 1 1 1 1
1 0 1 x' 1 x'
1 1 0 x' 0 x'
           

CASE 1: When X = 1,

Only three states are possible for this case.

 

CASE 2: When X = 0,

Only two states are possible. for this case.

Therefore, OPTION D is Correct.

Related questions

0 votes
3 answers
1
255 views
A $4$ bit ripple counter and a $4$ bit synchronous counter are made using flip-flops having a propagation delay of $10$ ns each. If the worst case delay in the ripple counter and the synchronous counter be $R$ and $S$ respectively, then $R = 10$ ns, $S = 40$ ns $R = 40$ ns, $S = 10$ ns $R = 10$ ns, $S = 30$ ns $R = 30$ ns, $S = 10$ ns
asked Aug 28, 2020 in Digital Logic Lakshman Patel RJIT 255 views
0 votes
0 answers
2
138 views
A $4$ bit ripple counter and a $4$ bit synchronous counter are made using flip-flops having a propagation delay of $10$ ns each. If the worst case delay in the ripple counter and the synchronous counter be $R$ and $S$ respectively, then $R = 10$ ns, $S = 40$ ns $R = 40$ ns, $S = 10$ ns $R = 10$ ns, $S = 30$ ns $R = 30$ ns, $S = 10$ ns
asked Aug 28, 2020 in Digital Logic Lakshman Patel RJIT 138 views
0 votes
1 answer
3
656 views
The digital block in the figure is realized using two positive edge triggered flip flops. Assume that for t<t0, Q1=Q2=0. The correct realization is given by which of the following figures?
asked Jan 5, 2019 in Digital Logic Sambhrant Maurya 656 views
1 vote
1 answer
4
734 views
A sequential circuit using D flip-flop and logic gates is shown in Figure, where $X$ and $Y$ are the inputs and $Z$ is the output. The circuit is $\text{S-R}$ Flip-flop with inputs $X = R$ and $Y=S$ $\text{S-R}$ Flip-flop with inputs $X = S$ and $Y=R$ $\text{J-K}$ Flip-flop with inputs $X = J$ and $Y=K$ $\text{J-K}$ Flip-flop with inputs $X = K$ and $Y=J$
asked Aug 28, 2020 in Digital Logic Lakshman Patel RJIT 734 views
...