search
Log In
0 votes
44 views

in CO and Architecture 44 views
0
Option b
0
How?
1
Design 1 is direct cache with 8 lines so

K mod 8=I

0mod 8=0 (miss)

3 mod 8=3 (miss)

14 mod 8=6 (miss)

11 mod 8=3 (miss)

4mod 8 =4 (miss)

11 (hit)

8mod 8=0(miss)

0mod8=0 (miss)

 

Miss penalty=8 cycles

Total miss=7

So total cache miss penalties =8*7=56
1
Design 2 is set associative cache

No of sets=8/2=4

I.e. 4 sets with 2 lines each set

 

I=K Mod 4

0mod 4=0 (miss)

3mod 4=3 (miss)

14 mod4 =2 (miss)

11 mod  4=3 (miss)

4mod 4=0 (miss)

11mod 4=3 (hit)

8mod 4=0(miss)

0 mod 4=0 (miss)

Total miss=7

Penalty on each miss=10 cycles

Total cache miss penalty =10*7=70 cycles

Please log in or register to answer this question.

Related questions

0 votes
1 answer
1
77 views
Sign extension is a step in a) floating point multiplication b) signed 16 bit integer addition c) arithmetic left shift d) converting a signed integer from one size to another
asked Sep 4, 2018 in CO and Architecture Sumit Singh Chauhan 77 views
0 votes
1 answer
2
2 votes
3 answers
3
925 views
A micro instruction is to be designed to specify none/one of the three micro operations of one kind and none or upto 6 micro operation of another kind. The minimum number of bits in the micro instruction is - (a) 9          (b)  5        (c) 8        (d) none of these
asked Oct 8, 2015 in CO and Architecture khushtak 925 views
1 vote
2 answers
4
1.6k views
The control field of 1-address control word has to support 2 groups of control signals.In the group-1 it is requires to generate either 1 or none of the 63 control signals.In the group-2 at most 4 from the remaining.What will be the minimum no. bits needed for control field. option (A) 6 option (B) 10 option (c) 67 option (D) 81.
asked Oct 7, 2015 in CO and Architecture khushtak 1.6k views
...