The Gateway to Computer Science Excellence

Made easy [closed]

0 votes
87 views
Suppose that in 1000 memory references thee are 40 misses in the first level cache and 20 misses in the second level cache.Assume miss penalty from L2 cache to memory is 100 cycle.The hit time of L2 is 10 cycle. The hit time of L1 is 1 clock cycle.

What is the average memory access time?
closed with the note: I got the answer
in CO and Architecture by
closed by | 87 views

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
52,375 questions
60,554 answers
201,952 comments
95,374 users