The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
x

Made easy [closed]

0 votes
59 views
Suppose that in 1000 memory references thee are 40 misses in the first level cache and 20 misses in the second level cache.Assume miss penalty from L2 cache to memory is 100 cycle.The hit time of L2 is 10 cycle. The hit time of L1 is 1 clock cycle.

What is the average memory access time?
closed with the note: I got the answer
in CO and Architecture by (189 points)
closed by | 59 views

Related questions

0 votes
0 answers
2
0 votes
0 answers
5
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,376 questions
55,836 answers
192,559 comments
91,341 users