stack organization

Question

Please log in or register to answer this question.

Related questions

+1 vote

1 answer

1

Allen Career Institute:Computer Organization -Memory
The size of instruction in a single accumulator CPU organization is $16$ bits. In order to evaluate the expressions given below. How much memory space (bytes) is required for storing the program? evaluate the expression from left to right). Expression : $y=\frac{A-B+C}{E+F}$

asked Mar 22 in CO & Architecture by srestha Veteran (114k points) | 42 views

0 votes

0 answers

2

computer organization
Consider the hypothetical processor is supports both 2 address and one address instructions. It has 128-word memory A 16-bit instruction is placed in the one memory word. Q1.What is the range of two address and one address instructions are supported? A)1 to ... instructions can be supported? A)128 B)2 C)256 D)32 PLEASE GIVE SOLUTION IN DETAILED MANNER...ESPECIALLY FOR PART 1.

asked Feb 1 in CO & Architecture by learner_geek Active (3.8k points) | 110 views

+1 vote

1 answer

3

ACE(COMPUTER ORGANIZATION)
Q.1 A 32 bit wide main memory unit with a capacity of 4GB is built using 128M *8 bit DRAM .the number of rows of memory cells in the DRAM chip is $2^{12}$ and time require to refresh operation is 20 nsec.total amount of time require to refresh the 4GB DRAM is………..? Ans-81.92 microsec. explanation ????

asked Jan 29 in CO & Architecture by BASANT KUMAR Active (2.4k points) | 55 views

0 votes

1 answer

4

Cache Organization
Can any one help me out with this question : This was asked in MadeEasy CBT held on 23rd jan

asked Jan 25 in CO & Architecture by Nandkishor3939 Active (1.2k points) | 134 views

0 votes

0 answers

5

Computer system organization cache memory
Assume that A, B , and C are memory addresses each of which are in different block of memory. Further assume A, B , C are generated in a uniformly random way. What is the probability that the second instance of "B" will be a hit on a 4-line direct-mapped cache?

asked Jan 16 in CO & Architecture by Nikita Shadija (7 points) | 40 views

0 votes

0 answers

6

Computer organization
The addresse. Bus width of a memory of size 2048 * 8 bits is

asked Jan 15 in CO & Architecture by Jeeva Shetty (127 points) | 11 views

0 votes

1 answer

7

Computer Organization
What is a TRAP instruction and how it is used?

asked Dec 10, 2018 in CO & Architecture by Leelakrishna Akhil (25 points) | 42 views

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

stack organization

Your identity must be verified before you can post a comment. Please wait if already uploaded identity proof or upload your proof here

Please log in or register to answer this question.

Related questions

Network Sites

stack organization

Your identity must be verified before you can post a comment. Please wait if already uploaded identity proof or upload your proof here

Please log in or register to answer this question.

Related questions

Network Sites

Recent Posts

Recent Blog Comments