Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.6. If each pipeline stage adds extra 20ps due to register setup delay. The pipeline stalls 25% of the time for 1 cycle and 10% of the time for 2 cycles (these occurrences are disjoint). What is the new CPI ?(ans=2.05)