edited by
4,127 views
17 votes
17 votes
A logic network has two data inputs $A$ and $B$, and two control inputs $C_0$ and $C_1$. It implements the function $F$ according to the following table.
$${\begin{array}{|cc|c|}\hline
\textbf{$C_1$}&    \textbf{$C_0$}&  \textbf{F}\\\hline
0&0&\text{$\overline{A + B}$} \\ 0&1& \text{A + B} \\     1&0& \text{$A \oplus B$ } \\ \hline
\end{array}}$$Implement the circuit using one $4$ to $1$ Multiplexer, one $2-$input Exclusive OR gate, one $2-$input AND gate, one $2-$input OR gate and one Inverter.
edited by

1 Answer

Best answer
28 votes
28 votes

This is the implementation asked in question

  • $C_0 = 0 , C_1 = 0$  line $00$ will be selected and $F$ will give $(A+B)'$
  • $C_0 = 0 , C_1 = 1$  line $01$ will be selected and $F$ will give $(A\oplus B)$
  • $C_0 = 1 , C_1 = 0$  line $10$ will be selected and $F$ will give $(A+B)$
  • $C_0 = 1 , C_1 = 1$ line $11$ will be selected and $F$ will give $(A+B)'.(A+B) =0$
edited by

Related questions

6 votes
6 votes
1 answer
1
go_editor asked Feb 10, 2018
2,340 views
Consider the synchronous sequential circuit in the below figureGiven that the initial state of the circuit is $S_4,$ identify the set of states, which are not reachable.
18 votes
18 votes
2 answers
2
Kathleen asked Oct 9, 2014
6,377 views
Consider the synchronous sequential circuit in the below figureDraw a state diagram, which is implemented by the circuit. Use the following names for the states correspon...
43 votes
43 votes
5 answers
3