search
Log In
1 vote
68 views

A) D flip-flop

B) T flip-flop

C) sequence detector

D)2-bit counter

in Digital Logic 68 views

1 Answer

0 votes
option B). T flipflop

Related questions

1 vote
1 answer
1
259 views
A Finite State Machine(FSM) is implemented using the D-FFs A and B with logic gates as shown below. The four possible states of FSM are $Q_{A}Q_{B}=00,01,10,11$. Assume that $X_{in}$ is held at constant logic level throughout the operation of FSM. Where the FSM is ... the four possible states if $X_{in}=0$ How do we check $X_{in}$ here? Can we check it arbitrarily, or checked with prev states??
asked May 16, 2019 in Digital Logic srestha 259 views
0 votes
1 answer
2
279 views
$1)$ Master-Slave FF is designed to avoid race around condition $2)$ Master-Slave FF is used to store $2$ bit information Which of the following statement is correct? What is meaning of $2-bit $ information??
asked May 15, 2019 in Digital Logic srestha 279 views
1 vote
2 answers
3
430 views
A $3\times 8$ decoder with $2$ enable inputs is used to address $8$ block of memory. What will be the size of each memory block when addressed from a $16$ bit bus with $2$ MSB’s used to enable the decoder?
asked May 15, 2019 in Digital Logic srestha 430 views
0 votes
0 answers
4
148 views
Consider the counter circuit and propagation delay table shown below: (Assume all the devices are ideal except for some propagation delay). What is the maximum clock frequency that can be applied to the above counter? A) 125 kHz B)100 kHz C)200 kHz D)142.85 kHz
asked Jan 27, 2019 in Digital Logic pream sagar 148 views
...