Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Self doubt
Shadan Karim
asked
in
CO and Architecture
Dec 21, 2018
edited
Jul 26, 2022
by
Shubham Sharma 2
115
views
0
votes
0
votes
Assertion (A):- LRU is not applicable to direct-mapped caches.
Reason (R):- A unique memory page is associated with every cache page in direct-mapped caches.
Is Assertion (A) true and Reason (R) correct explanation of Assertion(A)?
co-and-architecture
assertion-reason
cache-memory
Shadan Karim
asked
in
CO and Architecture
Dec 21, 2018
edited
Jul 26, 2022
by
Shubham Sharma 2
by
Shadan Karim
115
views
answer
comment
Follow
share this
share
2 Comments
by
Hemanth_13
commented
Dec 21, 2018
reply
Follow
share this
https://gateoverflow.in/275096/madeeasy-full-syllabus-test
0
0
by
Magma
commented
Dec 21, 2018
reply
Follow
share this
both are false with respect to me
from where got the question ??
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
1
vote
1
vote
0
answers
1
Somoshree Datta 5
asked
in
CO and Architecture
Dec 31, 2018
1,581
views
Made Easy Test Series
Assertion(A): The DMA technique is more efficient than the interrupt-driven technique for high volume I/O data transfer. Reason(R): The DMA technique doesnt make use of the interrupt mechanism. (a) Both A and R are true and R is the correct explanation of A. (b) Both A ... but R is not the correct explanation of A. © A is true but R is false. (d) A is false but R is true.
Somoshree Datta 5
asked
in
CO and Architecture
Dec 31, 2018
by
Somoshree Datta 5
1.6k
views
co-and-architecture
dma
assertion-reason
0
votes
0
votes
1
answer
2
Anuranjan
asked
in
CO and Architecture
Mar 17, 2019
132
views
Self-doubt
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
Anuranjan
asked
in
CO and Architecture
Mar 17, 2019
by
Anuranjan
132
views
co-and-architecture
cache-memory
hit-ratio
array
1
vote
1
vote
1
answer
3
Anuranjan
asked
in
CO and Architecture
Mar 13, 2019
177
views
Self-doubt
What is meant by cache index? Please state by example.
Anuranjan
asked
in
CO and Architecture
Mar 13, 2019
by
Anuranjan
177
views
co-and-architecture
cache-memory
1
vote
1
vote
1
answer
4
Anuranjan
asked
in
CO and Architecture
Mar 10, 2019
192
views
Self-doubt
What does tag number signifies in line in cache?
Anuranjan
asked
in
CO and Architecture
Mar 10, 2019
by
Anuranjan
192
views
co-and-architecture
cache-memory
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
NTA UGC NET JRF December 2022 Apply Online Form 2023
Life happens, just chill and do hardwork
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.8k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
Eligibility Criteria: Discipline of...
4-year B.Tech./B.E. degree or a MSc./MCA degree...
I am not sure about others but I would pay 2X...
@DebRC Yes. This, time stamp and comparing...
Small feedback for next year. It would be great...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
