edited by
232 views
0 votes
0 votes
Assertion (A):- LRU is not applicable to direct-mapped caches.

Reason (R):-  A unique memory page is associated with every cache page in direct-mapped caches.

Is Assertion (A) true and Reason (R) correct explanation of  Assertion(A)?
edited by

Please log in or register to answer this question.

Related questions

0 votes
0 votes
1 answer
2
Anuranjan asked Mar 17, 2019
252 views
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
1 votes
1 votes
1 answer
3
Anuranjan asked Mar 13, 2019
270 views
What is meant by cache index? Please state by example.
1 votes
1 votes
1 answer
4
Anuranjan asked Mar 9, 2019
331 views
What does tag number signifies in line in cache?