edited by
479 views
0 votes
0 votes
Consider a DRAM that must be given a refresh cycle $64$ times per msec. Each refresh operation requires $100 \ nsec$ and a memory cycle requires $200 \ nsec$. The percentage of the memory’s total operating time must be given to refresh is _______ (upto $2$ decimal places)
edited by

1 Answer

0 votes
0 votes
Refreshments done in $1 \text{ msec } = 64$

$\implies$ refreshments done in $10^6 \text{ nsec } = 64$,  $(\because 1 \text{ msec } = 10^6 \text{ nsec})$

Now, refreshments done in $200 \text{ nsec } = \frac{64 \times 200}{10^6} = \frac{128}{10^4}$

$\implies$ in $1$ memory cycle, $\frac{128}{10^4}$ refreshes could be done.

Time spent in doing $\frac{128}{10^4}$ refreshes $ = 100 \text{ nsec } \times \frac{128}{10^4} = 1.28 \text{ nsec }$

$\implies$ Out of $200 \text{ nsec}, 1.28 \text{ nsec } $ is spent in doing refreshments.

$\implies$ Percentage of CPU time spent in refreshments $ = \frac{1.28 \text{ nsec }}{200 \text{ nsec }} \times 100 = 0.64$ %

Related questions

0 votes
0 votes
0 answers
2
2 votes
2 votes
1 answer
3
srestha asked Mar 24, 2018
1,141 views
A memory constructed with 2B words and capacity of memory $2^{18}$ bits. Number of decoder required and type of decoder if memory built using $1K\times 4$ RAM chips?(if p...
1 votes
1 votes
1 answer
4
Shubhanshu asked Aug 2, 2017
425 views
In 16 bit processor like 8086, we have the concept of big Endian and small Endian which is related to even and odd bank of memory used in memory address interpretation.Fo...