Register

Miss Penalty

• edited by
426 views
1 votes
1 votes
Suppose there are $2$ level cache.  If there are $L_{1}$ and $L_{2}$ are $2$ level cache, if both have some miss rate, then still why we need miss penalty for cache in both levels?
• edited by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
1
srestha asked Jul 25, 2018
2,214 views
Miss Penalty
Why we need to calculate miss penalty? I mean in miss rate we get every information about page table and valid/invalid bit. So, still why we calculating miss penalty? got some information here and here Still I want to know, if only error calculation done by miss penalty?
Why we need to calculate miss penalty? I mean in miss rate we get every information about page table and valid/invalid bit. So, still why we calculating miss penalty?got ...
User Avatar
1 votes
1 votes
1 answer
2
MayankSharma asked Aug 29, 2018
2,472 views
Miss latency and miss penalty
Are miss latency & miss penalty same in cache?if no then what's the difference???
Are miss latency & miss penalty same in cache?if no then what's the difference???
User Avatar
3 votes
3 votes
1 answer
3
Akriti sood asked Oct 31, 2016
1,909 views
miss penalty
Consider a system with CPI of 1.0 on a 5 GHz machine with a 2% miss rate and memory access time of 100ns. To reduce miss penalty designers decided to add a L2 cache with 5ns access time and decrease of overall main memory miss rate to 0.5%, How many clock cycles miss penalty reduced?
Consider a system with CPI of 1.0 on a 5 GHz machine with a 2% miss rate and memory access time of 100ns. To reduce miss penalty designers decided to add a L2 cache with ...
User Avatar
Link Copied!