retagged by
777 views
0 votes
0 votes
Assume a new cache design is proposed by a student. But he later discovered design has too many conflict misses and to resolve this issue he increases the associativity in the design.

Which of the following implication will occur in the new design ?

  A. Access time increases

  B. Index bit increases

  C. No implications in the design

 

what does INDEX bits refers to in set associative and associative mapping?
retagged by

1 Answer

0 votes
0 votes

For set associative mapping it refers to set bits. For associative mapping no index bit exist. 

Here as we increase k in set associative mapping no of bits required to represent k decreases. ( no of bits required to address sets = No of CM block/ k). So B is wrong.

If we increase the number of sets below then also access time wouldn't change as accessing all blocks in set and then tag comparison for all of them are done in parallel. So A is wrong.

Good read: https://courses.cs.washington.edu/courses/cse378/02sp/sections/section9-2.html

Ref: https://www.sciencedirect.com/topics/computer-science/set-associative-cache

Related questions

3 votes
3 votes
1 answer
1
Shubhanshu asked Aug 5, 2017
1,036 views
Draw the diagram which shows the mechanism of fetching the data in 2-way set associative mapping using multiplexer, comparator, and encoder?
0 votes
0 votes
2 answers
2
Alakhator asked Oct 19, 2018
682 views
What is the number of multiplexers required in set associative mapping hardware ? Given set bits are S, tag bits are T and word bits are W.
1 votes
1 votes
1 answer
3