1,056 views
0 votes
0 votes

 

1 Answer

2 votes
2 votes
basic rule for clock cycle grouping -
page number 6,7:-  https://www.slideshare.net/dileepkumar342/16-control-unit

t2 ,t4 -> cannot be in a same cycle (read and write in the same register in a same cycle).

t2,t3 is a answer

Related questions

3 votes
3 votes
1 answer
3
LRU asked Dec 4, 2021
1,135 views
Consider a direct-mapped cache with 64 blocks and a block size of 16 bytes. Byte address 1200 will map to block number ………… of the cache.