search
Log In
0 votes
296 views

a 4 bit serial in parallel out shift register is used with a feedback as shown in figure below the shifting sequences q3 - >q2-> q1- > q0. if the output is initially 0000, the no of clock pulses after which t the output will repeat itself is

in Digital Logic
edited by
296 views
2
i am getting 15
0
Even I am getting 15. I think the answer given in the book is wrong.
0
simply ignore their answer
0
Yaah 15 is correct

1 Answer

0 votes
CLK Q3 Q2 Q1 Q0
0 0 0 0 0
1 1 0 0 0
2 0 1 0 0
3 1 0 1 0
4 0 1 0 1
5 0 0 1 0
6 1 0 0 1
7 1 1 0 0
8 0 1 1 0
9 1 0 1 1
10 1 1 0 1
11 1 1 1 0
12 0 1 1 1
13 0 0 1 1
14 0 0 0 1
15 0 0 0 0

Therefore after 15 clock cycle the output will become 0000.

Related questions

2 votes
1 answer
3
2.3k views
Three 4 bit shift registers are connected in cascade as shown in figure below. Each register is applied with A 4 bit data 1011 is applied to the shift register 1. What is the minimum number of clock pulses required to get same input data at output are with same clock?
asked Jan 26, 2017 in Digital Logic Pankaj Joshi 2.3k views
0 votes
1 answer
4
573 views
Q.42 Three 4 bit shift registers are connected in cascade as shown in figure below. Each register is applied with A 4 bit data 1011 is applied to the shift register 1. What is the minimum number of clock pulses required to get same input data at output are with same clock? 11 12 13 14 Please answer !
asked Dec 19, 2015 in Digital Logic Akash Kanase 573 views
...