Register

Testbook mock

190 views
0 votes
0 votes

Consider the following Synchronization mechanism implemented by Process A and Process B.

Process A

A1. flag_A  = true;

A2. while (flag_B) = = true)

  1. do nothing;

A4. Execute Critical Section;

A5. flag_A  = false;

Process B

B1. flag_B = true;

B2. if(flag_A = = false)

  1. Execute Critical Section;

B4. flag_B = false;

The above implementation for Process A and Process B respectively guarantee which of the following properties/property?

1.Progress

 

2..Mutual Exclusion

 

3 Both of the above

 

4.None of the above

 

i am getting both but answer is ME only not progress plz check

User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
1
rfzahid asked Mar 15, 2018
490 views
#1 Testbook Mock Test (COA - Cache Memory)
Suppose that in $500$ memory references there are $50$ misses in the first level cache and $20$ misses in the second level cache. Assume miss penalty from the $L2$ cache to memory in $100$ cycles. The hit time of $L2$ cache is $20$ ... $10$ $5$ $15$ $\text{None of these}$
Suppose that in $500$ memory references there are $50$ misses in the first level cache and $20$ misses in the second level cache. Assume miss penalty from the $L2$ cache ...
User Avatar
4 votes
4 votes
3 answers
4
Surya Dhanraj asked Oct 23, 2017
1,691 views
Co doubt
A register to register machine support two address one address and zero address instruction. Instruction register size is 24bits and register set size is 480. If there are 48 two address instruction and 2048 zero address instruction then what is the maximum possible number of one address instruction?
A register to register machine support two address one address and zero address instruction. Instruction register size is 24bits and register set size is 480.If there are...
User Avatar
Link Copied!